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ABSTRACT
In this paper, we revisit the design of synchronization primitives—
specifically barriers, mutexes, and semaphores—and how they ap-
ply to the GPU. Previous implementations are insufficient due to
the discrepancies in hardware and programming model of the GPU
and CPU. We create new implementations in CUDA and analyze
the performance of spinning on the GPU, as well as a method of
sleeping on the GPU, by running a set of memory-system bench-
marks on two of the most common GPUs in use, the Tesla- and
Fermi-class GPUs from NVIDIA. From our results we define higher-
level principles that are valid for generic many-core processors, the
most important of which is to limit the number of atomic accesses
required for a synchronization operation because atomic accesses
are slower than regular memory accesses. We use the results of
the benchmarks to critique existing synchronization algorithms and
guide our new implementations, and then define an abstraction of
GPUs to classify any GPU based on the behavior of the memory
system. We use this abstraction to create suitable implementations
of the primitives specifically targeting the GPU, and analyze the
performance of these algorithms on Tesla and Fermi. We then pre-
dict performance on future GPUs based on characteristics of the
abstraction. We also examine the roles of spin waiting and sleep
waiting in each primitive and how their performance varies based
on the machine abstraction, then give a set of guidelines for when
each strategy is useful based on the characteristics of the GPU and
expected contention.
Categories and Subject Descriptors
D.4.1 [Operating Systems]: Process Management, Mutual Exclu-
sion, Synchronization
Keywords
GPGPU, Locks, Synchronization Primitives, Mutex, Barrier
1. INTRODUCTION
The general-purpose application space of the GPU is rapidly ex-
panding beyond the kernels of data-parallel scientific applications
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into workloads with substantially more control complexity. De-
manding, control-complex tasks such as irregular memory access
and control flow [19], backtracking search [8], and task queuing [9,
15] are all pushing the GPU into new application domains.
In the CPU world, to address application areas such as these in a
parallel way, programmers would commonly and frequently syn-
chronize between parallel threads. Fortunately, the space of CPU
synchronization primitives is well-studied (Section 2), and high-
performance primitives such as mutexes, barriers, and semaphores
are part of any modern operating system.
On the GPU, however, we focus our work on synchronizations be-
tween blocks of threads, and this is uncharted territory. Why? The
first reason is that atomic operations, necessary on the GPU for
most inter-block synchronizations, were not even part of the capa-
bilities of the first general-purpose GPUs (NVIDIA’s G80 family,
and more generally NVIDIA’s Compute Version 1.0 GPUs, support
no atomic instructions). However, the recent addition of atomic
operations, and the rapid improvement of their performance, in
both NVIDIA’s and AMD’s GPUs provides the substrate for high-
performance synchronization primitives.
The second reason is our focus in this paper: researchers have not
yet considered how synchronization primitives should be designed
and optimized for performance on the GPU. The architecture of
the GPU differs significantly from the CPU, and so we expect,
and show in this paper, that GPU synchronization primitives dif-
fer in significant ways from their CPU cousins. Today, by far the
most common approach to synchronization on the GPU is the lowly
spin-lock, which suffers from two problems: it is poorly suited for
high-performance synchronization, and it is a low-level primitive
whereas programmers would prefer a higher level of abstraction.
We take a systematic approach to the design and optimization of
high-performance synchronization primitives, building a set of bench-
marks to analyze the memory system and derive a performance
model for a GPU memory system to make better design decisions
when implementing these primitives. The main contributions of
this research are the classification of GPUs based on a machine ab-
If you are reading this paper, we hope that you have an interest in
synchronization primitives on the GPU. Furthermore, we hope that
you have applications that might benefit from such primitives. If
so, please contact the authors. We are actively seeking real-world
and research applications that have a need for such primitives, and
would be happy to work with you on incorporating these primitives
into your system.
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straction, the benchmarks used for the classification, a high-level
library for synchronization primitives on the GPU, and making
the same library high-performance by replacing as many atomics
as possible with non-atomic operations (thus gaining measurable
speedup), and a thorough analysis of the library on two different
architectural families of NVIDIA GPUs.
2. BACKGROUND
Synchronization primitives such as barriers, mutexes, and sema-
phores (all briefly explained in Section 5) are essential to parallel
computing. especially when a multi-core/many-core machine must
provide coherent access to a shared resource such as a work or task
queue.
2.1 CPU Primitives
Perhaps the most common form of synchronization in parallel pro-
gramming today is the barrier. On shared-memory machines, cen-
tralized barriers are quite common as they have a simple implemen-
tation. However, they do not scale well with the number of threads,
so researchers devised decentralized implementations such as but-
terfly barriers [6] and hierarchical (tree) barriers [4].
Mutexes are another common primitive used for synchronization
on machines with more than one processing core. Significant time
and effort over the past several decades has been put into research-
ing new locking mechanisms for mutexes. The most naive ap-
proach, given access to atomic instructions, is a simple spin lock,
which is the method used exclusively in GPU research [1, 15] and
demonstrated in Algorithm 1. Spin locks have several drawbacks;
first and foremost is that they cannot guarantee fairness. Secondly,
they scale poorly with the number of threads due to their impact
on the memory system. To alleviate the problems of spin locks, re-
searchers devised other methods. Anderson implemented backoff
algorithms similar to the collision-avoidance capabilities in Ether-
net [11] for spin locks to help reduce contention [2]. Anderson et
al. identified the performance implications with waiting and block-
ing (also called sleeping) on SMP architectures [3]. Ousterhout
proposed scheduling techniques such as busy-waiting for a time
and then sleeping [12]. Boguslavsky et al. then devised a model to
give optimal strategies for spinning and blocking [5]. Still, these
methods did not guarantee fairness. Mellor-Crummey and Scott
devised more mutex algorithms that both lowered contention of the
memory system and offered starvation prevention [10]. Such algo-
rithms include the “ticket” system, also known as “fetch-and-add”,
and array- and list-based queuing. The modern Linux kernel uses a
more advanced implementation of a mutex called a Futex (short for
“Fast User-space Mutex”), which is a combination of spin-waiting
in user space followed by the kernel putting threads to sleep when
the lock is under contention [13].
Semaphores are a lesser-used primitive, but still important in cer-
tain applications. A semaphore guards access to a critical section.
It is similar to a mutex, but it allows a user-specified maximum
number of threads in to a critical section simultaneously. The two
operations of a semaphore are wait() (causes a thread to block while
the semaphore is at capacity) and post() (reduces the current logical
count of threads within the critical section by one, thereby granting
access to a single waiting thread). Dijkstra was the first to publish
research on semaphores [7].
2.2 GPU Primitives
The GPU is a many-core machine. Threads are grouped into a set
of blocks, and each block is scheduled onto one of the streaming
multiprocessors (SM) and run until completion. Many of the CPU
implementations for barrier do not directly port to the GPU (they
use instructions not available on the GPU), or do not scale well
on the GPU because they are meant for different types of proces-
sors and different memory systems than that of the GPU. NVIDIA
provides intra-block barriers in the form of highly efficient intrin-
sics (e.g. __syncthreads()), but does not provide a software mecha-
nism for inter-block barriers. The typical method for such a barrier
is to simply end one kernel and begin another, triggering a global
synchronization, but this is quite slow compared to other software
methods. Xiao and Feng recently showed that implementations of
CPU-friendly barriers, such as hierarchical and decentralized bar-
riers, are slower on the GPU than just a simple two-stage atomic
barrier [18]. Their design of a scalable and decentralized global
barrier (without atomics) outperforms all other known barrier im-
plementations on the GPU by between 3× and 7×. Their success
in designing and optimizing a fast GPU barrier inspires our work
here.
Like barriers, CPU mutex algorithms tend to be ill-suited for the
GPU. Many of the most common CPU implementations involve
linked structures (e.g. a linked list) of some kind, and some sort
of spin-then-block approach. On the GPU, these implementations
pose two specific problems: the GPU is not well-equipped to han-
dle linked structures (linked structures often cause divergence in
warps and require small non-coalesced reads, both of which im-
pact performance much more on a GPU than on a CPU) and there
is no blocking mechanism on the GPU. As such, any mention
of mutual exclusion in GPU programming tends to point to ag-
gressive spin locks using atomics or to poor-performance software
workarounds [14] that require a large (or potentially even unbounded)
number of global-memory writes to ensure correctness. Beyond the
fact that programmers use an inefficient method for spin locking,
the fact that they simply use spin locks and not a higher-level ab-
straction such as a mutex shows the immaturity of synchronization
primitives on the GPU. Unlike barriers and mutexes, the authors
are unaware of any research regarding semaphores on the GPU.
3. BENCHMARKS
We set out to design a set of primitives that would be useful for
applications on the GPU that require inter-block synchronization.
We realized that while doing this, we would need to investigate a
variety of algorithms. As hardware is diverse across vendors and
even across different GPUs from the same vendor, we expect differ-
ences in both absolute performance and performance trends across
all GPUs. We wish to study this variation and pick two GPUs—the
GT200 class of Tesla and the GF100 class of Fermi, currently the
two most commonly used GPUs for computing.
To gain a better understanding of which algorithms to investigate,
and to gain insight into possible new implementations, we wanted
to devise a machine abstraction. We could then classify our GPUs
based on this abstraction, paying close attention to the performance
of the memory system, which we believe will be the most common
bottleneck for synchronization primitives on the GPU.
To develop a model for each GPU, we implemented a set of twelve
benchmarks to test the performance of memory systems. At a high
level, the benchmarks can be classified into atomic memory ac-
cesses and volatile non-atomic memory accesses, and then further
Volkov and Demmel, in their 2008 paper [16], noted that a GPU
synchronous kernel invocation took 10–14 µs and a GPU asyn-
chronous invocation took 3–7 µs.
Tesla Reads (ms) Tesla Writes (ms) Fermi Reads (ms) Fermi Writes (ms)
Contentious Volatile 0.848 0.829 0.494 0.175
Noncontentious Volatile 0.590 0.226 0.043 0.029
Contentious Atomic 78.407 78.404 1.479 1.470
Noncontentious Atomic 0.845 0.991 0.437 0.312
Contentious Volatile preceded by Atomic 0.923 0.915 1.473 0.824
Noncontentious Volatile preceded by Atomic 0.601 0.228 0.125 0.050
Table 1: Times for different numbers and types of memory accesses on Tesla and Fermi. The results for each were obtained by performing one thousand
memory accesses per block with a fully saturated GPU (240 blocks on Tesla, 128 blocks on Fermi). The comparison of results on the same GPU is important,
the comparison of absolute results between Tesla and Fermi does not matter. With contentious memory accesses, each block accesses the exact same four-byte
word continuously. With noncontentious memory accesses, each block accesses its own unique four-byte word continuously. All accesses are cached on
Fermi, and none are cached on Tesla (Tesla has no cache).
Algorithm 1 A spin lock implemented on NVIDIA GPUs using
CUDA. On the CPU, the user first allocates a word of memory and
sets it to zero. On the GPU, to acquire the lock, a thread will simply
continue to atomically exchange the value of the lock with 1. If the
old value is ever 0, it means the lock is free and the thread then just
acquired the lock. To return the lock, a thread simply sets the value
back to 0. This is a less-than-ideal implementation, especially on
the GPU, due to the high atomic contention involved in acquiring
the lock. Also, we use atomicExch() instead of a volatile store and
threadfence() because the atomic queue has predictable behavior,
threadfence() does not (i.e. it can vary greatly in execution time if
other memory operations are pending).
function CPU: CreateSpinLock
1: X← AllocateGPUWord()
2: *X← 0
3: return X
function GPU: SpinLock(Lock)
1: Locked← false
2: while Locked = false do
3: OldVal← atomicExch(Lock, 1)
4: if OldVal = 0 then
5: Locked← true
6: end if
7: end while
function GPU: SpinUnlock(Lock)
1: : atomicExch(Lock, 0)
divided into contentious accesses and noncontentious accesses. At
the final level, we divide the sets into read/load benchmarks and
write/store benchmarks.
The GPU is made up of a number of shared multiprocessors (SMs,
essentially vector processing units). Each SM can hold up to a fixed
number of blocks at any one time (both GPUs we consider allow
up to eight), depending on kernel resource usage (e.g. registers per
block), so we can saturate the SMs and achieve maximum memory
bandwidth with very few blocks. Thus we do not have to worry
about block start-up/spin-down costs affecting our timings.
The GPU already has very fast intra-block synchronization intrin-
sics, and it makes little sense to have hundreds of threads in the
same block contending for the same primitive. Hence the work
we describe here has block semantics, meaning an entire block (or
only one thread within a block) acquires a mutex/semaphore rather
than each individual thread (note this does not preclude a block
from holding more than one resource at a time). Block semantics
are common in GPU programming; because inter-block synchro-
nization is much more expensive than intra-block synchronization,
it is more efficient to have only one request per block then use the
faster intra-block synchronization mechanisms to arbitrate between
threads in a block.
Our benchmarks test the memory system when memory locations
are accessed by only a single thread per block (we refer to the se-
lected thread as the master thread). In each benchmark, the mas-
ter thread simply performs its type of memory access (e.g. con-
tentious atomic read) one thousand times. For contentious mem-
ory accesses, every master thread continuously accesses the same
four-byte word. For noncontentious accesses, they repeatedly ac-
cess their own unique four-byte word that lies within its own 256-
byte boundary, so the words are not on the same memory line.
Volatile loads (VLs) and stores (VSs) are self-explanatory. For
atomic reads, we use atomicAdd(memory, 0) and for atomic writes,
we use atomicExch(memory, 0).
We implemented an additional four tests beyond the aforemen-
tioned eight. Because atomics are slower than volatile memory
accesses, it could be beneficial to limit the number of atomic ac-
cesses necessary and perform all/as much of the necessary atomic
accesses as early as possible, and to then rely only on volatile ac-
cesses at the end of the algorithms. However, as atomics essentially
serialize memory transactions, we wanted to investigate what hap-
pens to the memory system when a volatile access immediately
We would like to thank NVIDIA architect anonymous for his valu-
able insights into the GPU hardware, especially the memory system
and atomic units.
follows an atomic access. To do so, we replicate our four volatile
memory tests, but execute one single atomic instruction at the start
of execution for each block.
The absolute results from our benchmarks are not the most im-
portant results. Instead, it is the ratios between contentious and
noncontentious accesses, as well as the ratios between atomic and
volatile accesses, that really matter. These ratios will dictate which
class of algorithms is best suited for each GPU.
Benchmark Results. We present the full results of our bench-
marks in Tables 1, 2, and 3. Tesla has no L2 cache (only a user-
managed software cache that is private to each individual block),
thus the atomic units retrieve operands from DRAM. On Fermi,
the atomic units retrieve operands from the L2 cache (assuming the
operand is in cache, otherwise it is moved from DRAM into L2).
While it is obvious that atomic accesses are slower than volatile ac-
cesses, the magnitude by which they are slower differs dramatically
between Tesla, with a worst case of approximately 90x slower, and
Fermi, with a worst case of approximately 3x slower. And while
we expect contentious accesses to be slower than noncontentious
accesses, Fermi significantly speeds up noncontentious accesses
when compared to Tesla. On Fermi, noncontentious volatile reads
and writes are approximately 10x and 5x faster respectively than
their contentious volatile counterparts. On Tesla, these ratios drop
to approximately 1.3x and 3.5x respectively.
Another interesting difference between Tesla and Fermi has to do
with the last four benchmarks we described above, where each
master thread issues a single atomic access before its sequence of
volatile accesses. On Tesla, these benchmarks had virtually no dif-
ference between the benchmarks that issued only volatile accesses.
However, on Fermi, the performance degraded noticeably, and in
some cases to the point where the total time was the same as that
of the benchmarks with only atomic accesses. Volatile loads is-
sued while an atomic unit still has control of the memory line are
serialized by the atomic unit, essentially treating them as an atomic-
Add(memory, 0). We saw similar, but not quite as poor, results for
writes.
4. MACHINE ABSTRACTION
Using the results from our benchmarks, we can now abstract the
GPU, and specifically the memory system, with respect to the im-
plementation of high-performance synchronization primitives. This
abstraction gives us a guide to acceptable tradeoffs we can make in
our algorithm designs, and describes a GPU in terms of its per-
formance in executing synchronization primitives. Our abstraction
narrows the many parameters we could use to define the model to
what we consider to be the three most important. All three parame-
ters characterize the memory system, as synchronization primitives
have virtually no compute requirements but make heavy use of the
memory system. The characteristics we choose for our abstraction
are:
Atomic:Volatile memory access performance ratio. This is the
most important characteristic, especially under contention. It
dictates whether simple implementations such as spin locks,
which require atomics, are viable compared to other designs.
Contentious:Noncontentious volatile access ratio. This deter-
mines how well a “sleeping” algorithm performs.
Do atomic units with a non-empty queue hold a line hostage?
This will dictate what types of “sleeping” implementations
are viable (e.g. volatile polling on a memory location that is
updated via atomics).
The rest of this section describes high-level strategies for imple-
menting high-performance synchronization primitives on our two
target GPUs, and the following section dives into the detail of our
design choices and implementations for each of our target primi-
tives.
Tesla. Tesla is characterized by very slow contentious atomics com-
pared to both contentious and noncontentious volatile accesses. Re-
ducing contention can theoretically yield almost two orders of mag-
nitude in speedup. The speed discrepancies between contentious
and noncontentious volatile accesses are insignificant in compari-
son. Preceding volatile accesses with an atomic (testing to see if an
atomic unit holds lines hostage) does not noticeably degrade per-
formance.
These facts imply that certain trade offs are acceptable and point to
optimal implementation strategies. Any contentious atomics yield
poor performance. Spin locks are clearly a poor decision, as are
centralized atomic barriers. Implementations that can avoid atomic
contention, and perhaps substitute it with VL/VS contention, seem
ideal. Algorithms that spin block on a volatile read should yield
great performance (of course, this also depends on the stress of the
memory subsystem from other blocks), but those that use backoff
with atomics will most likely be too unpredictable in their behav-
ior because volatile accesses must go to DRAM, and the overhead
varies, much more so than cached L2 accesses on Fermi, based on
system load.
Fermi. The speed of the Fermi atomic unit is much better than
that of Tesla, both in terms of raw time, and in terms of compar-
ison to volatile memory accesses. However, Fermi has the dis-
advantage that an atomic unit holds its line and serializes all ac-
cesses until it successfully flushes its entire queue. Of course on
any GPU, contentious volatile accesses are slower than noncon-
tentious. However, the performance ratio of contentious to noncon-
tentious volatile accesses is worse on Fermi than Tesla. This seems
to be primarily due to the cache on Fermi, where serialization of
requests for lines will have a more noticeable impact. Coherence
could also impact this, as maintaining coherence across the cache
requires flushes.
As contentious atomics are not even an order of magnitude slower
than contentious volatile accesses, spin locks are a tempting solu-
tion. With the speed of the Fermi cache, a backoff algorithm should
yield speedup as it reduces/eliminates contention without excessive
waiting times. Performing atomics up front and then switching to
volatile accesses will not yield the same performance benefit on
Fermi because the atomic units can hold cache lines hostage and
serialize requests.
5. DESIGN
Using the results from our GPU abstraction, we want to explore
existing algorithms and new algorithms for synchronization prim-
itives. We limit the scope to algorithms that have a good chance
of working well on the GPU. This section describes our design al-
ternatives; the next section explores their performance. In order to
frame the discussion, we define a few terms.
Barrier A synchronization primitive that guarantees all participat-
Tesla Reads Tesla Writes Fermi Reads Fermi Writes
Volatiles 1.44× 3.67× 11.49× 6.03×
Atomics 92.79× 79.12× 3.38× 4.71×
Volatiles preceded by Atomic 1.54× 4.01× 11.78× 16.48×
Table 2: Ratios of time required for contentious accesses to noncontentious accesses. Fermi and Tesla results are compared to different baselines. Fermi results
are 128k (one thousand per block on a saturated GPU) contentious accesses compared to the same number of noncontentious Fermi accesses, Tesla results
are 240k (one thousand per block on a saturated GPU) contentious accesses compared to the same number of noncontentious Tesla accesses. All accesses are
cached on Fermi, none are cached on Tesla because Tesla has no cache. Contentious Tesla atomics are very expensive compared to all other reads. Fermi
atomics have much better behavior under contention, but are still slower than noncontentious accesses. On Fermi, but not on Tesla, the atomic unit seems to
serialize all transactions on the same line until no more pending transactions exist. Under contention, this yields a cascading effect, turning all accesses into
serialized (atomic) accesses.
Tesla Reads Tesla Writes Fermi Reads Fermi Writes
Contentious Atomics 92.46× 94.57× 2.99× 8.40×
Noncontentious Atomics 1.43× 4.38× 10.16× 10.76×
Contentious Volatile preceded by Atomic 1.08× 1.10× 2.98× 4.71×
Noncontentious Volatile preceded by Atomic 1.02× 1.01× 2.91× 1.72×
Table 3: Ratios of time required compared to volatile accesses. All Fermi results represent 128k (one thousand per block on a saturated GPU) memory
accesses compared against the same number of volatile accesses (again, on Fermi). All Tesla results represent 240k (one thousand per block on a saturated
GPU) memory accesses compared against the same number of volatile accesses (again, on Tesla). The most important trends in this information are 1)
contentious atomics on Fermi are far less punishing than on Tesla, and 2) the atomic units on Tesla do not serialize volatile accesses immediately following
atomic accesses.
ing threads/blocks reach a specific point in code before any
thread/block may progress beyond that point.
Mutex A synchronization primitive that guarantees mutual exclu-
sion and serialized access to a critical section, which is ac-
complished via lock() and unlock() methods.
Semaphore A synchronization primitive that guarantees that no
more than n threads/blocks can access a critical section si-
multaneously, which is accomplished via wait() (similar to
lock()) and post() (similar to unlock()) methods.
Spinning (CPU) When a thread continuously monitors for a change
of state by polling a memory location.
Spinning (GPU) When a thread uses processor time to simultane-
ously wait for a change of state and then modify that state.
This is done by aggressively accessing a memory location
using an atomic operation (e.g. atomicExch()).
Sleeping/Blocking (CPU) When the OS puts a thread to sleep un-
til a certain condition has been met. This frees up all processor-
specific resources consumed by a thread and prevents the
thread from receiving processor time.
Sleeping/Blocking (GPU) When a thread or block polls a mem-
ory location continuously using volatile memory accesses,
waiting for a change of state before advancing. An SM can
never put a block to sleep (in the GPU programming model, a
block must execute until completion and cannot be swapped
out); at least one thread will always request cycles on the
SM. And the SM cannot temporarily reallocate resources
such as registers and shared memory; the block must fully
finish execution first. This is not a sleep in the CPU sense of
the word (meaning a thread consumes no processor-specific
resources), but it is the least performance-impacting method
of waiting available on the GPU.
Fetch-and-Add Mutex A common instruction on many proces-
sors is the “fetch-and-add”/“atomic increment” instruction.
This instruction can be used to write an efficient mutex with
minimal atomics. Essentially the mutex has two variables:
a ticket and a turn. In lock(), a thread uses fetch-and-add to
atomically increment ticket, then waits until turn matches the
returned value from the fetch-and-add. In unlock(), a thread
simply uses fetch-and-add to increment turn.
Backoff When a spinning thread does meaningless work to tem-
porarily relieve contention of a resource (e.g. the memory
bus).
Centralized Algorithm When all participating threads/blocks use
a single resource, such as the same word in memory, to com-
plete the majority of an operation.
Decentralized Algorithm When each participating thread/block
uses its own unique resource, such as a distinct word in mem-
ory, to complete the majority of an operation.
There are many design decisions we must make for each primi-
tive. Should we use a spin or sleep strategy? Should we use a
backoff algorithm? Should we use a centralized algorithm, or a
distributed/decentralized algorithm? The lowest common denomi-
nator of GPU synchronization primitive is the spin lock, which uses
many atomic operations; we believe we can achieve better perfor-
mance by designing primitives that limit the number of atomic ac-
cesses, because atomics are always slower than volatile accesses on
both classes of GPU.
Backoff will probably not help Tesla algorithms, simply because
DRAM operations are so slow, the backoff would have to be very
large to compensate, and still might trigger contention due to the
number of concurrent accesses. On Fermi, backoff could prove
quite useful. The execution time of an atomic is very quick, thus
allowing for much smaller windows in the backoff algorithm.
It is hard to use an efficient distributed algorithm for semaphores
and mutexes on the GPU, simply because the GPU does not handle
linked structures very well (Section 2). Thus, we only consider
centralized algorithms for both of these primitives. Barriers are an
exception though, as every block must participate in every barrier.
This allows the use of a faster, decentralized algorithm.
Barrier. The barrier is the one synchronization primitive that al-
ready has a high-performance implementation on the GPU. Xiao
and Feng’s barrier [18] (the “XF” barrier) is ideal for the GPU. It
does not use atomics, has minimal contention in writes (memory
lines are bigger than four words), very little contention in reads,
and even uses coalescing for both reading and writing. It uses a
decentralized, sleeping approach. On top of that, its memory foot-
print is very small (it uses at most eight times the number of SMs
in memory words). The algorithm dictates that each block, upon
arriving at the barrier, sets a flag in a specific location—typically
in an array of size equal to the number of blocks. A single block
(the master block, arbitrarily defined as block (0,0,0)) then has
all of its threads check the array (each thread checks one or more
unique positions) and progress to an intra-block barrier once all
other blocks have entered the barrier. Once the threads of the mas-
ter block pass the intra-block barrier, they change the flags (again,
each setting unique positions) to tell the waiting blocks that they
may now progress beyond the barrier. Xiao and Feng showed that
other barrier methods, specifically a two-stage atomic counter and
a hierarchical tree-based barrier, both have worse performance than
the XF barrier. However, their results were on Tesla, and we wanted
to test our machine abstraction to see how the atomic barrier would
perform and scale on Fermi.
This flavor of global barrier requires violating CUDA best prac-
tices by scheduling only enough blocks to fully saturate a GPU.
However, many applications already use this scheduling technique
(“persistent threads”) and benefit from it. The barrier is the only
primitive with this drawback.
Mutex. We use a spin-lock mutex as a baseline for comparison
with other mutex implementations. Our spin-lock implementation
uses the lock in Algorithm 1. Assuming we start with an atomic
variableM whose initial value is zero, lock() simply calls atomicExch(M,
1), which exchanges M with 1 and returns the old value of M. If
the value returned is 0, then the block now owns the lock, otherwise
lock() loops and tries again. The method for unlock() is a simple as-
signment of 0 to M. Spin locks have two design flaws though: high
contention and heavy use of atomics (every block spins on the same
variable).
To mitigate the atomic contention of spin locks, which is bad on
Fermi and very bad on Tesla, we added a backoff algorithm. Back-
off helps ease contention by executing small sleeps between reads
in the same way that a traffic light that gates a freeway entrance
helps overall freeway throughput. Due to the uncertainty involved
in scheduling, we see some level of atomic contention but still gain
sizable speedup and improve performance at scale. On Tesla, back-
off is not quite as beneficial as on Fermi because atomic operands
come from DRAM and require significant time to fetch. The sleep
time necessary to space out reads could very likely negate any ben-
efit backoff might have on Tesla.
We use a small GPU sleep to achieve backoff. Upon entering
lock(), each block maintains an iteration counter I, starting with
an initial value of Imin and a maximum value of Imax (both are con-
figurable in our library at compile time). After each unsuccessful
lock attempt, the block sleeps I time units (where I is the time it
takes to perform one noncontentious volatile read), then increment
I. If I is greater than Imax, the block resets I to Imin. Pseudocode
for the spin-lock mutex (both with and without backoff) is in the
appendix as Algorithm 2.
Backoff reduces/eliminates contention, but it does not meet one of
our most important design goals: limiting the number of atomic
accesses per operation. One way to limit the necessary number of
atomics is to use a method where all atomic operations are done
up front, and only volatile memory accesses are required later. The
fetch-and-add (FA) mutex algorithm [17] has the potential to do
just that, but requires modifications to make it suitable for the GPU.
The FA mutex also has a significant advantage over the spin lock
on any class of GPUs—it is fair. A spin lock will let in whichever
block happens to get lucky. The FA mutex gives access to the criti-
cal section to blocks in the order in which they request access.
The standard implementation of FA requires that when a block
waits, it “takes a ticket” by atomically incrementing a variable,
then it “waits for its turn” by sleeping on another variable. When a
block posts, it simply increments the “turn” variable. This method
runs well on the GPU, but we improve performance on the GPU
by adding backoff to the polling section of lock(). And in unlock(),
we do not use any atomics. FA has the most potential for Tesla
as it uses a sleeping method instead of spinning. On Fermi, sleep-
ing is not much faster so we will not see the same level of gains.
Pseudocode for the FA mutex is in the appendix under Algorithm 3.
As a design alternative, we also explored a ring-buffer based sleep-
ing mutex. As a block arrived, it would place itself at the end of the
ring buffer and constantly check to see if the item at the front was
itself. To unlock the mutex, a block would simply increment the
head pointer. On the GPU, the algorithm was inferior in all aspects
(more memory consumption, more reads per attempt, same amount
of contention) to the FA mutex. We can easily explain this behav-
ior with our GPU abstraction. The ring-buffer mutex has roughly
the same amount of atomic contention as FA, but twice as many
reads. And on Fermi, the head-pointer read will be serialized if at
any time, one block posts while many blocks are waiting.
On the GPU, it is not necessary, or even possible, to implement the
typical Linux-style mutex [13]. The mutex consists of an aggres-
sive spin lock followed by a blocking lock, and the GPU does not
allow a thread to block. To achieve similar (but not identical) be-
havior, we could use an aggressive spin lock that eventually reverts
to using backoff.
Semaphore. We again used a spin-lock as our baseline for sema-
phores. We modify the spin-lock algorithm slightly to compensate
for the lack of generic atomic transactions on the GPU—specifically,
we need a “perform OP if greater than zero”, but the closest opera-
tion on NVIDIA GPUs is “swap if equal to”. For a semaphore with
an initial count of X , we initialize an atomic variable S to X + 1.
In wait(), a block will loop and call atomicExch(S, 0). If the value
V returned is zero, then another block has the lock and this block
simply loops. If V is one, which is (X + 1)−X , it means that the
semaphore is at capacity and we simply set S back to one. If V
Backoff in unlock() is unnecessary, because the block already
owns the lock when it enters unlock().
is greater than one, the block has control of the lock and the sem-
aphore is not at capacity. The block will then set S to V − 1 and
return from wait. In post(), the algorithm is similar. The block will
keep trying to acquire the lock by calling atomicExch(S, 0). If the
returned value V is not zero, then the block has the lock and sets
S to V + 1, then exits. This implementation has more reads and
writes than a spin-lock mutex, simply because of the extra checks
involved in a semaphore, and because the atomic operations on the
GPU are more restrictive than those offered on a modern CPU. The
spin-lock semaphore has three drawbacks: even in post(), a block
may have to spin; both wait() and post() have heavy atomic con-
tention; and multiple accesses are required to both lock and unlock
the semaphore.
To mitigate the contention inherent in the spin-lock semaphore, we
explored a backoff implementation similar to our mutex backoff.
We did not introduce backoff into post() because it should proceed
quickly and aggressively, as usually many more blocks are wait-
ing than posting. Since our spin-lock semaphore uses a locking
mechanism, the backoff in wait() eases contention, both in wait()
and post(). Pseudocode for the spin-lock semaphore (both with and
without backoff) is in the appendix under Algorithm 4.
Just as with mutexes, neither the spin-lock nor spin-lock-with-backoff
addresses our biggest goal, to bound the number of atomic accesses
necessary for an operation. We return to the FA implementation of
a semaphore and adapt the algorithm to the GPU. Given a sem-
aphore S with initial value V , we initialize an atomic variable C
(count) to zero. When a block calls wait(), it atomically increments
C and retrieves the old value of C. If the old value of C is less than
V , then the block proceeds into the critical section. Otherwise, it
uses the FA model and takes a ticket. When waiting for the ticket
to be called, the block will check if the current turn is greater than
or equal to its ticket number. Once this condition is met, the block
will proceed into the critical section. When a block calls post(),
it first decrements C. If the previous value is greater than V , then
the block will increment the turn counter to let a new block into the
critical section. Otherwise, it will simply exit. This implementation
guarantees that only one or two accesses per block happen in wait()
and post(), something that a spin-lock semaphore can never guar-
antee. Pseudocode for the sleeping semaphore is in the appendix
under Algorithm 5.
By incrementing the turn counter only when a block is waiting, we
ensure that we do not violate the semaphore count. And by using an
FA-style approach, we assure fairness in that blocks will be allowed
to proceed in the order in which they arrive.
The modified FA implementation we wrote has the main advantage
of FA in that the algorithm performs all of the necessary atomic
accesses as early as possible and it executes only a finite number of
atomics. It also has an advantage over FA in that if the semaphore
is under capacity, it requires only one single memory access (an
atomic increment), which means it does not require any spinning
or sleeping.
Summary. We developed several techniques to achieve high syn-
chronization primitive performance on GPUs when compared to
baseline spin-lock primitives:
• Backoff eases atomic pressure and allows the atomic units
to flush their queues on Fermi, thus turning a spinning algo-
rithm into a sleeping algorithm.
Primitive : Function Description
Barrier : Barrier() Forces all blocks to wait within this function
until every block has entered this function.
Mutex : Lock() Attempts to acquire a mutually-exclusive
lock. If the mutex is already locked, a call-
ing block will wait until it acquires the lock.
Mutex : Unlock() Releases the mutex.
Semaphore : Wait() Attempts to acquire a slot within the sema-
phore. If the semaphore is at capacity, the
calling block will wait until a spot opens and
it can acquire a spot.
Semaphore : Post() Releases one slot within the semaphore.
Table 4: API Listing: Functions provided for each primitive, and its effect.
Note that we exclude non-blocking options since certain implementations
(e.g. FA mutex) do not support such behavior.
• By replacing as many atomic accesses as possible with
non-atomic accesses, we make each primitive much more
fast and efficient.
• Bounding the number of atomics ensures that, given that
an atomic unit has enough time to flush its queue, we will
achieve the lowest wait time possible.
• We ensure fairness, something a spin lock does not do, by
employing algorithms that guarantee threads gain access in
the order in which they arrive.
API. We firmly believe that it is important to present a unified API
across all GPUs, one where users have access to all implementa-
tions, and the default is the most high-performance implementation
for their platform. We provide such a library (we believe it is the
first ever for the GPU), and list the functionality of each primitive
in Table 4. This library is available as open-source for download at
Google-Code Link Will Be Given in Published Paper.
6. RESULTS & DISCUSSION
For all of our tests, we used synchronization-primitive operations
per second as the primary figure of merit. For barriers, all blocks
must complete the barrier for a single operation. For mutexes and
semaphores, only one block must complete a lock/wait per opera-
tion. Each test is comprised of a single kernel that uses one unrolled
loop to execute 1000 operations. For mutexes, this means a lock
immediately followed by an unlock. For semaphores, this means a
wait followed immediately by a post. For barriers, it simply means
executing a global barrier.
Testing Methodology. For both Tesla and Fermi, we used ma-
chines with a quad-core AMD Opteron 2216 with 8 GB of RAM
running 64-bit Rocks Linux and the 2.6.32 kernel. Our Tesla card
was a GTX295 and our Fermi card was a GTX580. The GTX295
has 30 SMs, which can each handle a maximum of 8 blocks simul-
taneously, so we run tests from 1 to 240 blocks. The GTX580 has
16 SMs, which can each handle a maximum of 8 blocks simulta-
neously, so we run tests from 1 to 128 blocks. On each GPU, we
use 128 threads per block. For each test we perform, each block
performs 1000 instances of the operation. We chose 1000 opera-
tions per block as at that number, the trends were smooth, and as
we increased the number of operations from there, the trends did
not change.
It is not important to compare the difference between performance
on Tesla with 240 blocks and Fermi with 128 blocks. We expect
different performance trends on the GPUs due to their memory
system. The important things to compare are performance of each
primitive implementation on the same GPU, and how the imple-
mentation scales from one block to the maximum number of blocks
on each GPU. The most interesting comparison across GPUs is
simply that a particular primitive implementation may be the best
on one GPU but not on another.
It is important to restate this here: for mutexes and semaphores,
even though we use 128 threads per block, only one thread in each
block accesses the primitive. In the event of multiple resources
accessed per block, it is entirely possible for more than one thread
per block to try to lock different resources. However, if more than
one thread in a block wants access to the same resource, it is much
more efficient to use a block-level scheme (e.g. a reduction) and
then have one thread access the primitive.
Barrier. On Tesla, the performance of the atomic barrier degrades
rapidly as we add blocks, thus we do not show trends beyond 60
blocks. The XF barrier requires many registers to complete, so
we could only run up to 6 blocks per SM. On Fermi, the atomic
barrier performs much better and is more scalable than on Tesla.
We present the full results for both Tesla and Fermi in Figure 1.
On Tesla, though both barriers start out at approximately the same
rate, the atomic barrier rapidly declines and falls below 5% of the
XF barrier at sixty blocks. On Fermi, the atomic barrier starts at
about 75% of the XF barrier, but drops in performance all the way
down to roughly 30% at full scale.
Mutex. The spin-lock mutex performance degrades rapidly on Tesla
once we pass a certain threshold (times are unpredictable and poor
at/after approximately 130 blocks), thus we do not present timings
past that point. The three other mutex implementations scale well
enough that we can test up to 240 blocks. On Fermi, all mutex
implementations perform well enough to collect results with up to
128 blocks simultaneously locking and unlocking. The full results
are shown in Figure 2.
Backoff helps only slightly on Tesla, giving a barely noticeable per-
formance boost. It does, however, ensure smooth scaling (even if
the scaling is negative). At full scale on Tesla, a spin-lock mu-
tex with backoff runs at less than 5% the speed of a sleeping mu-
tex. On Fermi, though, backoff helps immensely. Not only does it
give a much smoother scaling trend, but at scale it yields an almost
45% speed gain over the next fastest implementation (the plain spin
lock). The sleeping mutex on Fermi is slow, coming in at roughly
half the speed of a spin lock with backoff.
Semaphore. We tested the semaphore not only with all possible
numbers of blocks, but also with a varying initial value (the max-
imum number of concurrent blocks the semaphore allows in the
critical section). From our test group, we chose four specific values
that exemplified the trends: 1, 2, 10, and 120. The scalability of the
spin-lock semaphore on Tesla is poor after 120 blocks (4 blocks
per SM), thus we do not show results for the spin-lock semaphore
beyond that. The results for all eight combinations of GPUs and
initial values are shown in Figure 3. On both Tesla and Fermi, the
sleeping semaphore is generally the fastest (though with an initial
This is an important point, as using the XF barrier will limit re-
source usage in the rest of the kernel.
value of 1, on Fermi, the spin-lock semaphore with backoff does
overtake it). The sleeping semaphore, most likely due to its fast ac-
cess when under capacity, scales very well, even with a low initial
value. For example, on Fermi, at full scale, the sleeping semaphore
with an initial value of 2, 10, and 120 is, respectively, the same
speed, 6× faster, and 60× faster than a spin-lock semaphore. On
Tesla, we can only compare against the spin lock with backoff. At
full scale, with initial values of 1, 2, 10, and 120, the sleeping sem-
aphore achieves performance gains of 1.3×, 1.7×, 2.5×, and 2.7×
respectively over the spin-lock semaphore.
While it would be desirable to make many broad conclusions about
the GPU in general, each GPU has different characteristics and we
cannot say that there is a “one size fits all” strategy for every GPU
and primitive. Even on the same GPU, with one primitive spinning
works well, whereas with another primitive, sleeping works bet-
ter. Table 5 summarizes the best primitive implementation for each
GPU.
For example, on Fermi, a spinning semaphore is noticeably slower
than a sleeping semaphore, but a spinning mutex (even without any
backoff) is noticeably faster than a sleeping mutex, and our ma-
chine abstraction helps explain this. With a spinning semaphore,
a block must perform multiple atomic operations to wait, and also
must spin to post. With a sleeping semaphore, a successful wait
may require only a single atomic operation (and at most two atomic
operation with a volatile spin), and a post never requires more
than two atomic operations and never requires any sort of wait-
ing (whether it be spinning or sleeping). The opposite is true for
mutexes; a spinning mutex will outperform a sleeping mutex due
to the eccentricities of the atomic pipeline on Fermi and how an
atomic unit will hold a memory line hostage under contention, thus
making the most important aspect of the mutex implementation the
total number of operations (both atomic and volatile) necessary to
accomplish a task.
On Tesla, sleeping is always the best performing option. Again,
our machine abstraction for Tesla explains this well. The cost of
contentious atomics is so high on Tesla, and the atomic unit does
not have the same eccentricities as those on Fermi, that performing
all necessary atomics up front and then sleeping via VL polling will
always outperform spinning via atomics.
On both Tesla and Fermi, backoff with the proper arguments (as
outlined in Section 5) causes some implementations to perform
faster. On Tesla, the speedup ranges from subtle with mutexes (5–
10% speedup) to drastic with semaphores (total change of behavior,
much more scalable, more than 10x speedup at scale). On Fermi,
the speedup for a spin-lock mutex with backoff is about 60% at
scale. The behavior is also significantly more predictable. Inter-
estingly enough, backoff with semaphores actually causes a drop
in performance on Fermi, due to the necessity of multiple atomic
operations to wait on a semaphore, combined with the aggressive
round-robin scheduling of the memory crossbar on Fermi. Another
interesting point about semaphores with backoff is that their perfor-
mance is largely constant as the number of blocks vary, regardless
of the maximum count. One possible explanation of this is that we
have an empty critical section and the backoff arguments are such
that no thread ever has to wait enter.
With all SMs fully saturated on Fermi, the performance of the
sleeping semaphore scales almost linearly with respect to the maxi-
mum value. We believe the wait() is efficient enough with an empty
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Figure 1: Barrier Results: The x-axis is the number of blocks used by the kernel. The y-axis is on a log scale. Higher y-values are better. The XF barrier is
always faster than the two-stage atomic barrier. On Tesla, the atomic barrier starts to drastically under perform after 2 blocks per SM, hence why we cut off
any performance measurements at that point. The XF barrier requires more registers, allowing us to only time with 6 blocks per SM instead of 8. The dip
in performance in the XF barrier on Tesla is because we use 128 threads per block, thus when the number of blocks goes above the number of threads, each
thread must do extra work. The sudden performance jump of the atomic barrier on Fermi is due to a peculiarity of the atomic unit, and how it handles releasing
and then reacquiring a line (it must perform thrice as many tag lookups in this case), as opposed to the behavior when just holding a line.
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Figure 2: Mutex Results: The x-axis is the number of blocks used by the kernel. The y-axis is on a log scale. Higher y-values are better. The spin lock
on Tesla suffers from unpredictable performance (the performance is both unpredictable and poor) after approximately 130 blocks. On Fermi, the spin lock
performance is stable and fast enough to keep improving the operations per second up to approximately 40 blocks, at which point the atomic unit becomes
the bottleneck and the speed at which it can process slows. On Tesla, backoff helps the spin lock in terms of absolute performance, but does not improve
scalability. On Fermi, backoff actually does both; it helps give better and more predictable performance, and it gives better scalability. On Fermi, FA gives
poor performance compared to the spin lock because of the number of extra accesses required and the fact that the atomic unit holds a memory line until its
queue is flushed, which serializes atomic accesses. On Tesla however, FA outperforms the spin lock because the speed of contentious atomics is so much
slower than that of contentious volatile accesses.
Tesla Fermi
Best Barrier at scale XF XF
Best Mutex at scale FA Spin with Backoff
Best Semaphore at scale (low initial value) Sleeping Spin with Backoff
Best Semaphore at scale (high initial value) Sleeping Sleeping
Table 5: The best implementation for each primitive, per GPU. The XF Barrier is the fastest on both GPUs. The FA mutex is always the best choice on Tesla,
while on Fermi it is good for a small number of blocks but the spin lock with backoff quickly overtakes it. The sleeping semaphore is by far the best choice on
Tesla in all cases, and almost all cases on Fermi. The one exception is with an initial value of one at high scale.
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Figure 3: Semaphore Results: The x-axis is the number of blocks used by the kernel. The y-axis is on a log scale and the extents differ between graphs.
Higher y-values are better. The spin-lock semaphore on Tesla requires such a long time for wait() that its behavior seems invariant of the initial semaphore
value. On Fermi, the behavior improves as the initial value increases, but not by very much. Backoff helps significantly on Tesla as it allows the aggressive
post() operation to complete quickly. On Fermi, backoff does not relieve enough contention to make post() any faster, and in fact tends to make the algorithm
slower than the baseline in most cases. The sleeping algorithm is almost always the fastest implementation, and the one with the best scalability, both on Tesla
and on Fermi, with every range of initial values. This is because post() on a sleeping semaphore does not have any spinning and requires at most two atomic
operations, and wait() on a sleeping semaphore not yet at capacity simply requires a single atomic and no spinning. The one case where a sleeping semaphore
is slower than a spinning semaphore is when it is used as a mutex on Fermi. This is most likely due to the high contention of several atomic variables, compared
to the high contention of the single variable used by the spin lock.
critical section to essentially never require a thread to sleep.
Of course, all of these observations are most noticeable under strong
contention, which is the scenario in which a high-performance syn-
chronization primitive is most necessary. Without contention, the
cost of each primitive may be modest compared to the total amount
of work done in the kernel.
7. CONCLUSION
The performance of our algorithms compares favorably to the cur-
rent baseline in GPU programming. Our FA mutex is almost 40×
faster than a spin lock on Tesla, while on Fermi adding backoff
to the spin lock gives it nearly a 40% speedup. Our sleeping sema-
phore on Tesla is more than 3× faster than the spin lock semaphore,
and on Fermi the sleeping semaphore is more than 70× faster than
the spin lock semaphore. The primitives we created apply to all
GPUs that support atomics. The benchmarks and tests allow us
to further hypothesize on what sort of performance we can expect
from future GPUs. For example, if atomics someday happen to
be as fast as volatile loads and stores, the only important factor
would be contention. Thus, a spin lock with backoff might very
well be the most high-performance implementation of any primi-
tive. If contention causes worse behavior in a new GPU, backoff
might be the most important factor in speeding up a primitive.
We believe it is vital to provide these primitives in a library that is
easy for developers to use. We created an API that we feel is well-
suited for GPU programmers for many reasons: it is high level,
flexible, and easily allows users to change the implementations of
their primitives without changing any of their application code. It
provides users already experienced with CPU primitives familiar
semantics such as a mutex data structure with lock() and unlock()
functions. The API allows for specificity (e.g. a user can specifi-
cally create a spin-lock semaphore), but we can also easily provide
the most high-performance implementation as a default to users
based on their GPU type, allowing them to avoid the lower-level
details.
Our tests and benchmarks allow us to predict performance of our
implementations on future GPUs. For example, the transition from
Tesla to Fermi brought an order-of-magnitude speedup in atomic:volatile
speed. The end goal of the hardware vendors is to make atom-
ics as fast as regular loads. This is a hard task for many reasons
(extra tag lookups, serialization, line captures, etc.), so while we
may not see an order-of-magnitude jump again, we do expect the
gap to continue to shrink. As atomics perform increasingly close
to volatile accesses, backoff will play an even more important fac-
tor. We say this because the contentious:noncontentious ratio on
Fermi is around 10:1, which severely impacts the performance of
any spinning implementation.
The improvement of atomics actually highlights another area that
could prove quite valuable, making contentious accesses faster. An
atomic unit on Fermi holds memory lines hostage until it flushes
its queue. This also means that it serializes volatile accesses, es-
sentially turning them into atomic accesses. If the atomic unit is
able to keep information on whether or not the access was origi-
nally atomic, it could potentially flush large pieces of the queue at
once. For example, if the next n operations are all loads that were
serialized and turned into atomic operations, the atomic unit could
handle all n operations at once.
Another potential improvement to the hardware is a global barrier
(e.g. __syncblocks()). This is not an inherently difficult operation
to implement in hardware, but it is obviously more expensive than
__syncthreads(). If such an operation existed, we could easily fold
this into our API, thereby requiring no effort on behalf of users
when upgrading to this new primitive.
Future Work. We see many avenues for future work, both for
researchers and for hardware vendors. For researchers, using an
auto-tuner to adjust the backoff variables for each specific GPU
under differing loads of contention may prove worthwhile. Sec-
ond, because semaphores have inherent dangers in their use, it is
worthwhile to implement condition variables on the GPU. Third,
we would like to extend our analysis to other GPU and GPU-like
architectures, such as AMD GPUs and Intel MIC processors. In
terms of future work from vendors, it would be useful to have a
hardware global barrier (e.g. __syncblocks(), mentioned above).
This is something that a vendor must support explicitly, and there
are many applications (e.g. FFT, Smith-Waterman, bitonic sort) that
have shown a need for such a function [18]. And as much of the
need for mutexes comes from managing shared queues, it would
be very advantageous to have hardware-accelerated atomic queue
intrinsics such as enqueue() and dequeue().
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APPENDIX
Algorithm 2 Spin-Lock Mutex Lock and Unlock functions.
function GPU: SpinMutexLock(Mutex)
1: Acquired← false
2: while Locked = false do
3: OldVal← atomicExch(Mutex, 1)
4: if OldVal = 0 then
5: Acquired← true
6: else if Acquired = false∧ UseBackoff = true then
7: Backoff()
8: end if
9: end while
function GPU: SpinMutexUnlock(Mutex)
1: : Mutex← 0
Algorithm 3 FA Mutex Lock and Unlock functions.
function GPU: FAMutexLock(Mutex)
1: TicketNumber← atomicInc(Mutex.ticket)
2: while TicketNumber 6= Mutex.turn do
3: Backoff()
4: end while
functionGPU: FAMutexUnlock(Mutex)
1: : Mutex.turn← Mutex.turn+1
Algorithm 4 Spin-Lock Semaphore Wait and Post functions.
function GPU: SpinSemaphore-
Wait(Sem)
1: Acquired← false
2: while Acquired = false do
3: OldValue← atomicExch(Sem, 0)
4: if OldValue > 1 then
5: atomicExch(Sem, OldValue −1)
6: Acquired← true
7: else if OldValue = 1 then
8: atomicExch(Sem, 1)
9: end if
10: if Acquired = false∧ UseBackoff = true then
11: Backoff()
12: end if
13: end while
function GPU: SpinSemaphore-
Post(Sem)
1: Acquired← false
2: while Acquired = false do
3: OldValue← atomicExch(Sem, 0)
4: if OldValue > 0 then
5: atomicExch(Sem, OldValue +1)
6: Acquired← true
7: end if
8: if Acquired = false∧ UseBackoff = true then
9: Backoff()
10: end if
11: end while
Algorithm 5 Sleeping Semaphore Wait and Post functions.
function GPU: SleepSemaphore-
Wait(Sem)
1: OldCount← atomicInc(Sem.count)
2: if OldCount < Sem.maxCount then
3: Acquired← true
4: else
5: Acquired← false
6: WaitIndex← atomicInc(Sem.ticket)
7: end if
8: while Acquired = false do
9: if Sem.turn >WaitIndex then
10: Acquired← true
11: end if
12: end while
function GPU: SleepSemaphore-
Post(Sem)
1: OldCount← atomicDec(Sem.count)
2: if OldCount > Sem.maxCount then
3: atomicInc(Sem.turn)
4: end if
